

Cond
Al
a package substrate having a first surface electrically coupled to the intermediate substrate via a plurality of bonding wires; and

a heat sink thermally coupled to the second surface of the semiconductor chip so that heat generated from the at least one semiconductor chip flows towards the heat sink.

2. The integrated chip package of Claim 1 wherein the second surface of the at least one semiconductor chip is adhesively bonded to the heat sink.

3. The integrated chip package of Claim 1 wherein the heat sink is substantially thermally isolated from the package substrate.

4. The integrated chip package of Claim 1 wherein the intermediate substrate is formed from a material selected from the group consisting of silicon, polysilicon, and glass.

7. The integrated chip package of Claim 1 wherein the conductive bumps are formed from a material selected from the group consisting of Pb/Sn solder, Au, Ag, alloys of Au and Ag, and metallic coated polymeric studs.

8. The integrated chip package of Claim 1 wherein the intermediate substrate includes a circuit plane selected from the group consisting of power planes, ground planes, and interconnect planes.

11. The integrated chip package of Claim 1 wherein the package substrate includes conductive pads on a second surface to electrically connect the integrated chip package to a circuit board via conductive bumps.

12. The integrated chip package of Claim 1 further comprising a support material arranged between the package substrate and the intermediate substrate.

13. (Amended) A method of forming an integrated chip package, comprising:

providing a semiconductor chip having a conductor pattern on a first surface;

electrically coupling the conductor pattern on the semiconductor chip to an intermediate substrate via a first set of conductive bumps;

Cond
A2

thermally coupling a second side of the semiconductor chip to a heat sink so that heat generated from the semiconductor chip flows towards the heat sink; and electrically coupling the intermediate substrate to a first surface of a package substrate via a plurality of bond wires.

14. The method of Claim 13 further including adhesively bonding the first surface of the semiconductor chip to the heat sink.

15. The method of Claim 13 further including thermally isolating the heat sink from the package substrate.

16. The method of Claim 13 further including forming the intermediate substrate from a material selected from the group consisting of silicon, polysilicon, and glass.

19. The method of Claim 13 further including forming a circuit plane on the intermediate substrate, wherein the circuit plane is selected from the group consisting of power planes, ground planes, and interconnect planes.

20. The method of Claim 13 further including forming conductive pads on a second surface of the package substrate operable to electrically couple the integrated chip package to a circuit board via a second set of conductive bumps.

22. (Amended) An integrated chip package,
comprising:

A3
at least one semiconductor chip configured for flip chip mounting, having a first surface and a second surface;

a package substrate having a first surface and a second surface, the package substrate second surface to electrically couple the integrated chip package to a circuit board via conductive bumps;

a flip chip conversion means electrically coupled between the at least one semiconductor chip first surface and the package substrate first surface; and

a means for sinking heat from the second surface of the semiconductor chip so that heat generated from the semiconductor chip flows towards the means for sinking heat.

23. The integrated chip package of Claim 22 further including means for adhesively bonding the first surface of the semiconductor chip to the heat sinking means.

24. The integrated chip package of Claim 22 further including means for thermally isolating the heat sinking means from the package substrate.

25. The integrated chip package of Claim 22 further including forming the flip chip conversion means from a material selected from the group consisting of silicon, polysilicon, and glass.

27. The integrated chip package of Claim 22 wherein the flip chip conversion means includes a means for electrically interconnecting.

28. The integrated chip package of Claim 22 wherein the second surface of the package substrate includes conductive pads for electrically interfacing to the conductive bumps.

In the drawings:

Please substitute Figure 1 with the amended Figure 1.